

V9240R is a multifunction, ultralow power, single-phase power measurement IC with automatic baud rate adaption UART serial interface.

#### **Function**

- 3.3V power supply: 2.6V to 3.6V.
- Reference: 1.21V (typical drift 10ppm/°C).
- The typical power consumption of the chip during normal operation is approximately 1.7 mA (when the system clock is 6.5536 MHz).
- Supporting one current channel for active and reactive energy metering simultaneously
- Highly metering accurate:
  - Supporting the requirements of IEC 62053-21:2020/ IEC 62053-22:2020/ IEC 62053-23:2020 and IEC 62053-24:2020;
  - Less than 0.1% error for active/reactive energy metering over a dynamic range of 5000:1:
- Various measurements:
  - DC components of voltage and current signals;
  - Full-wave voltage/current average root mean square value
  - Full-wave active/reactive power average value
  - Fundamental wave reactive power average value
  - Line frequency;
  - Phase
- Supports waveform buffer
- Automatic baud rate adaption UART interface, supporting baud rate: 1200bps~19200bps
- No input crystal required.
- Current input: Shunt resistor or CT
- Operating temperature: -40~+105°C
- Storage temperature: -55~+150°C
- Package: SOP8



## Contents

## **Contents**

Fur	nction		2
Cor	ntents		3
List	of Tables		5
List	of Figure		6
Rev	vision Hist	ory	7
1	Pin Desc	cription	8
	1.1	Pin Description	8
2	Paramet	rers1	0
3	Absolute	Maximum Ratings 1	2
4	Reset		3
	4.1	RX Reset	3
	4.2	Software Reset	3
5	Main Po	wer Supply1	4
	5.1	Power Supply Monitoring Circuit	4
	5.2	Digital Power Supply Circuit	4
6	Voltage	Reference Circuit (Bandgap)1	6
7	UART		7
	7.1	Overview	7
	7.2	Data Byte1	7
	7.3	Communication Protocol	7
	7.4	Communication Protocol	8
	7.5	Broadcast Communication	9
	7.6	Read Operation	20
	7.7	Write Operation	21
8	Measure	ement Data Processing Unit	23
	8.1	Overview	23



## Contents

## V9240R Datasheet

	8.2	Analog Inputs	23
	8.3	Phase Compensation	24
	8.4	RMS Calculation and Calibration	26
	8.5	Active Power Calculation and Calibration	26
	8.6	Reactive Power and Calibration	26
	8.7	Apparent Power Calculation	26
	8.8	Frequency measurement	27
	8.9	Phase measurement	28
	8.10	Waveform Buffer	28
9	Packagir	ng Information	29
10	Refl	low soldering process	30
11	Part	t Marking	31
12	Out	line Dimensions	32



## **List of Tables**

Table1.	Document Version History	7
Table2.	Pin description	٤
Table3.	Absolute maximum ratings	. 12
Table4.	UART Communication Timing Parameters	. 18
Table5.	Structure of Data Byte (B7:B0) From Master MCU to V9240R on Broadcast Operation	. 19
Table6.	Structure of Data Byte (B7:B0) From Master MCU to V9240R on Read Operation	. 20
Table7.	Structure of Data Byte (B7:B0) From V9240R to Master MCU on read Operation	. 21
Table8.	Structure of Data Byte (B7:B0) From Master MCU to V9240R on Write Operation	. 21
Table9.	Structure of Data Byte (B7:B0) From V9240R to Master MCU on Write Operation	. 22
Table10.	f <sub>smpl</sub> Determines Phase Compensation Resolution and Correction Range	. 25
Table11.	waveform buffer data format	. 28
Table12.	Reflow profile conditions	. 30



# **List of Figure**

Figure1.	Timing for RX Reset of UART	13
Figure2.	Power-down monitoring	14
Figure3.	Structure of an 11-Bit data byte (from LSB to MSB)	17
Figure4.	Command Frame for Read/Write/Broadcast Operation	17
Figure5.	Timing of UART Communication	18
Figure6.	command frame for broadcast writing operation	19
Figure7.	Communication protocol for read operation	20
Figure8.	Communication protocol for write operation	21
Figure9.	CT for Current Analog Input	23
Figure10.	Shunt Resistor Network for Current Analog Input	23
Figure11.	Analog Input of Voltage	24
Figure12.	Phase Compensation Schematics	24
Figure13.	Frequency measurement	27
Figure14.	A typical lead-free reflow mode	30
Figure15.	V9240 marking	31
Figure16.	Outline dimension for V9240R	32




## **Revision History**

Table1. Document Version History

Date	Revision	Description
2025.03.07	V1.0	Initial Version;
2025.05.06	V1.1	Supports waveform buffer



## 1 Pin Description



## 1.1 Pin Description

Table2. Pin description

Name	Туре	Description
VDD	Power	3.3 V power supply.
		This pin must be decoupled to a $\geqslant$ 0.1 $\mu$ F capacitor.
UP	Input	Positive input pin for Voltage Channel Sampling.
IAN	Input	Negative input pin for current channel A sampling.
IAP	Input	Positive input pin for current channel A sampling.
VREF	Input/Output	On-chip reference voltage.  This pin must be connected to a 1 µF capacitor,
	VDD  UP  IAN  IAP	VDD Power  UP Input IAN Input IAP Input



## **Pin Description**

### **V9240R Datasheet**

			and then grounded.
6	TX/RX	Input/Output	UART TX/RX pin
			There is a pull-up resistor inside the chip, which is
			about 50 Kohm.
7	DVCC	Power	Digital power output.
			This pin must be decoupled to a 0.1 µF capacitor.
8	VSS	Ground	Ground



### 2 Parameters

Unless otherwise specified, the data are based on the test results of TA = 25  $\,^{\circ}$ C, VDD = 3.3 V.

Parameter	Min.	Тур.	Max.	Unit	Remark
Phase Error Between Ch	annels				
PF=0.8 Capacitive		±0.05		Degree	
PF=0.5 Inductive		±0.05		Degree	
Active Energy Metering		0.1		%	Dynamic Range 5000:1 @
Error					25°C
					Fundamental frequency
					deviation within ± 25%
Active Energy Metering		3.2		kHz	
Bandwidth					
Reactive Energy		0.1		%	Dynamic Range 5000:1 @
Metering Error					25°C
					Fundamental frequency
					deviation within ± 25%
Reactive Energy		1.6		kHz	
Metering Bandwidth					
VRMS Metering Error		1		%	Dynamic Range 2000:1 @
					25°C
					Fundamental frequency
					deviation within ± 25%
VRMS Metering		3.2		kHz	
Bandwidth					
IRMS Metering Error		1		%	Dynamic Range 5000:1 @
					25°C
					Fundamental frequency
					deviation within ± 25%
IRMS Metering		3.2		kHz	
Bandwidth					
Frequency Measuremen	i		•	•	
Range	40		70	Hz	
Error		0.01		Hz	
Analog Input	•		•	•	•
Maximum Signal Level			±200	mV	Peak value
ADC	1				•



### **V9240R Datasheet**

Parameter	Min.	Тур.	Max.	Unit	Remark
DC Offset			10	mV	
Resolution		23		Bit	Sign bit is included.
On-chip Reference	I.	I		L	
Reference Error	-20		20	mV	@ 25°C
Power Supply		92		dB	
Rejection Ratio					
Temperature Coefficient		10	30	ppm/°C	
Output Voltage		1.208		V	
Power Supply					
VDD33	2.6	3.3	3.6	V	
Power-Down Detection	2.6	2.8	3.05	V	
Threshold					
Digital Power Supply (DV	/CC)	1			
Voltage		1.5		V	
Logic Output TX				<u>I</u>	
Output High Voltage,	2.4		VDD	V	
Vон	2.4		VDD	\ \	
Output Low Voltage,	0		0.4	V	
Vol			0.4	\ \ \	
Logic Input RX	•			l	
Input High Voltage, V <sub>INH</sub>	2.0		V <sub>DD</sub> +0.	V	
			3		
Input Low Voltage, V <sub>INL</sub>	-0.3		0.8	V	
Input Current, I <sub>IN</sub>			1	μΑ	
Input Capacitance, C <sub>IN</sub>			10	pF	
Baud Rate	1200		19200	bps	Automatic baud rate
					adaption



# 3 Absolute Maximum Ratings

#### Table3. Absolute maximum ratings

Parameter	Mnemonic	Min.	Max.	Unit	Description
Analog Power	VDD	-0.3	4	V	To ground.
Supply					
Digital Power Supply	DVCC	-0.3	+1.98	V	To ground.
Analog Input Voltage	IAP/IAN/IBP/IBN	-0.3	3.3	V	To ground.
Analog Input Voltage	UP/UN	-0.3	3.3	V	To ground.
VDD setup speed	S <sub>VDD</sub>	3.3V/s	1V/μs		
Operating		-40	+105	°C	
Temperature					
Storage Temperature		-55	+150	°C	



#### 4 Reset


In the V9240R, the chip will be reset to Default State when RX reset or software reset occurs.

#### 4.1 RX Reset

When the "RX" pin is continuously input low for more than 128 ms, a reset occurs inside the chip. After that, the "RX" pin input high is greater than 50ms to complete the chip reset.

Note1: A RX reset operation needs to be performed after the chip is powered on.

#### Figure 1. Timing for RX Reset of UART



#### 4.2 Software Reset

Running the soft reset function can cause a reset inside the chip, and the reset is completed after 20 ms.

Ensure that the system communication is normal before executing the software reset function.



## 5 Main Power Supply


Features of V9240R main power system as below:

- 3.3V single main power supply, the voltage input range: 2.6~3.6V
- Supporting power down detection

#### 5.1 Power Supply Monitoring Circuit

V9240R integrates an internal power-down detection circuit to supervise the voltage on pin "VDD" all the time. When the voltage on the pin "VDD" is lower than 2.8V (±7%), the power-down interrupt would be generated. The power supply monitoring circuit is always on work.

Figure 2. Power-down monitoring



### 5.2 Digital Power Supply Circuit

The V9240R integrates an internal LDO (Digital Power Supply Circuit DVCCLDO). This circuit can stably supply power to the digital circuit even when the input power supply varies. This LDO is always operational.

The digital power supply circuit has a driving capacity of 35 mA. That is, when the load current on the digital circuit is less than 35 mA, the circuit can maintain a stable voltage output. When the load current is greater than 35 mA, the output voltage of the circuit will significantly drop as the

load current increases.



## 6 Voltage Reference Circuit (Bandgap)

The voltage reference circuit (Bandgap) outputs a reference voltage of approximately 1.21V with a relatively small variation with temperature (a typical temperature drift of 10 ppm/°C), providing a reference voltage for the chip. The Bandgap circuit is turned on by default.



#### 7 UART

#### 7.1 Overview

The V9240R supports communication with the master MCU as a slave via UART serial interface. The UART serial interface has features:


- Asynchronous, half-duplex communication;
- A 11-bit data byte, composed of 1-bit Start bit, 8-bit Data bits, 1-bit Parity bit (odd), and 1-bit
   Stop bit;
- Least significant bit (LSB) shifted in or out firstly when the chip receives or transmits a byte;
- Automatic baud rate adaption: support 1200bps<sup>~</sup>19200bps, and typical baud rates are 1200bps, 2400bps, 4800bps, 9600bps, and 19200bps.

When a reset event, such as RX reset or global software reset, occurs, the UART serial interface is reset.

#### 7.2 Data Byte

The data byte received and transmitted via the UART serial interface of the V9240R is composed of 11 bits, including 1-bit Start bit (logic low), 8-bit Data bits, 1-bit odd Parity bit and 1-bit Stop bit (logic high), as shown in the following figure. When the V9240R receives or sends a data byte, the least significant bit always is shifted in or out firstly.

#### Figure 3. Structure of an 11-Bit data byte (from LSB to MSB)



#### 7.3 Communication Protocol

In read, write or broadcast communication, the master MCU needs a command frame that is composed of 8 data bytes to operate a 32-bit data in the V924X.

#### Figure 4. Command Frame for Read/Write/Broadcast Operation

Head Byte Control Byte Address Byte Data Byte 0 Data Byte	Data Byte 2 Data Byte 3 Check Byte
---	------------------------------------




### 7.4 Communication Protocol

In read or write operation, when the V9240R receives the command frame from the master MCU, it will reply to the master MCU with a respond frame of different structures. In broadcast communication, the V9240R will not reply to the master MCU to avoid communication conflict.

The following figure depicts the timing of UART communication.

#### Figure 5. Timing of UART Communication



#### Table4. UART Communication Timing Parameters

Parameter	Description
t <sub>RB</sub>	Time to receive a data byte on pin RX.
	$t_{RB} = \frac{11}{baudrate}$
	where, <i>baudrate</i> is the actual baud rate.
t <sub>RF</sub>	The maximum time between two bytes when receiving a command frame on pin
	"RX"
	$t_{RF} = \frac{16}{\text{baudrate}}$
	Where, <i>baudrate</i> is the actual baud rate. <i>Baudrate=4800bps</i> , t <sub>RF</sub> =3.33ms.
	After a timeout event, the UART serial interface is idle and waits for the next
	command frame.
t <sub>RTD</sub>	The delay between command frame reception on pin RX and respond frame
	transmission on pin TX.
	2 ms≤t <sub>RTD</sub> ≤20 ms
	Please note no respond frame will be transmitted in broadcast communication,
	and at least 2ms delay is recommended between two continuous command
	frames for broadcast communications.
t <sub>TF</sub>	Time to transmit a respond frame in read or write operation, depending on the structure of the frame.



Parameter	Description
t <sub>TB</sub>	Time to transmit a data byte.
	$t_{TB} = \frac{11}{baudrate}$
	where <i>baudrate</i> is the actual baud rate.
T <sub>TBD</sub>	Delay between two continuous data bytes in a respond frame.
	0ms≤t <sub>TBD</sub> ≤20ms
t <sub>TRD</sub>	The delay between respond frame transmission on pin TX and the next
	command frame reception on pin RX. More than 2ms is recommended.
t <sub>R</sub>	Rise time of RX and TX, about 300ns.
t <sub>F</sub>	Fall time of RX and TX, about 300ns.

#### 7.5 Broadcast Communication

- Supports writing to consecutive registers of 1 address
- V9240R no response

Batch writes to register for multiple V9240R devices via broadcast writing by master MCU. This mode can save the parameter configurable time. The figure below is the command frame for broadcast writing operation.

Figure 6. command frame for broadcast writing operation




Table5. Structure of Data Byte (B7:B0) From Master MCU to V9240R on Broadcast Operation

Order	Byte	В7	В6	B5	B4	В3	B2	B1	В0
1	HEADER	0	1	1	1	1	1	0	1
2	CMD1	broadca 0: write 1: write	st writing 1 data of 2 data of	32 bits		X*	X*	0	0
3	CMD2	Start address for broadcast writing operation (D <sub>0</sub> )							
4	Data 0	"Bit[7:0]" of the target data write into register (address D <sub>0</sub> )							



Order	Byte	В7	В6	B5	B4	В3	B2	B1	В0
	Byte 0								
5	Data 0	"Rit[15:	81" of the	target d	ata write ii	nto regist	er (address	: D <sub>0</sub> )	
	Byte 1	Dit[10.	oj orane	, target de	ata write ii	nio registi	ci (addicoo	, D <sub>0</sub> )	
6	Data 0	"Rit[23	<b>161</b> " of th	ne target (	data write	into regis	ter (addres	es Do)	
	Byte 2	Dit[20.	"Bit[23:16]" of the target data write into register (address D <sub>0</sub> )						
7	Data 0	"Bit[31	"Bit[31:24]" of the target data write into register (address D <sub>0</sub> )						
'	Byte 3	Bitto	<b>2-7</b> 1 Or a	io target v	adia Willo	into regio	nor (addres	JS D <sub>0</sub> )	
		Checksı	ım 0. Add	the abov	ve 4 targe	t data byt	tes (Data 0	Byte 0~3	),
	CKSUM	CMD1,	and CMD	2, invert t	he sum, a	and then a	add it to " <b>0</b> 2	<b>x33</b> " to ol	otain
8	0	the checksum. The equation is as below:							
		CKSUM 0 = 0x33 + ~(CMD1 + CMD2 + Data 0 Byte 0 + Data 0 Byte 1 +							
		Data 0 B	Byte 2 + [	Oata 0 By	te 3)				

## 7.6 Read Operation

- Supports writing to consecutive registers of 1 address
- V9240R would be responded

#### Figure 7. Communication protocol for read operation




Table6. Structure of Data Byte (B7:B0) From Master MCU to V9240R on Read Operation

Order	Byte	В7	В6	B5	B4	В3	B2	B1	В0
1	HEADER	0	1	1	1	1	1	0	1
2	CMD1	operatio 0: write 1: write	n 1 data of 2 data of			0	0	0	1
3	CMD2	Start address for read operation (D <sub>0</sub> )							
4	CKSUM	Checksum. Add the above CMD1 and CMD2, invert the sum, and then add it to "0x33" to obtain the checksum. The equation is as below:							



Order	Byte	B7	В6	B5	B4	В3	B2	B1	В0
		CKSUM	CKSUM = 0x33 + ~(CMD1 + CMD2)						

#### Table7. Structure of Data Byte (B7:B0) From V9240R to Master MCU on read Operation


Order	Byte	B7	В6	B5	B4	В3	B2	B1	В0
1	Data 0	"Di+[7·0	"Bit[7:0]" of the target data read from register (address D <sub>0</sub> )						
'	Byte 0	טונני.ט							
2	Data 0	"Di+[15	91" of the	o target d	ata road t	from roais	ster (addre	se Da)	
2	Byte 1	Dit[13.	. <b>6]</b> Oran	e larget u	ala reau	nom regi	ster (addre	55 D <sub>0</sub> )	
3	Data 0	"Di+[22	161" of th	ho torgot	data roos	l from roo	uistor (addr	ooo D-)	
3	Byte 2	Dit[23.	. <b>10]</b> Orti	ne larget	uala reac	i iioiii reg	jister (addr	ess D <sub>0</sub> )	
4	Data 0	"Di4[24	"Bit[31:24]" of the target data read from register (address D <sub>0</sub> )						
4	Byte 3	- <b>Β</b> ιί[31.	. <b>24]</b> Orti	ne larget	uala reac	i iioiii reg	jistei (addi	ess D <sub>0</sub> )	
		Checks	um. Add	the above	e 4 target	data byte	es (Data 0~	-N Byte 0	~3,
		comes f	rom V92	40R), CM	ID1, and	CMD2(co	mes from I	MCU), inv	ert the
_	014011114	sum, an	d then a	dd it to <b>"0</b>	<b>x33</b> " to c	btain the	checksum	. The equ	ation is
5	CKSUM	as belov	as below: CKSUM = 0x33 + ~(CMD1 + CMD2 + Data 0 Byte 0 + Data 0 Byte 1 +						
		CKSUM							⁄te 1 +
		Data 0 Byte 2 + Data 0 Byte 3)							

If the length N equals to 0 on read operation, V9240R only sends 5 bytes of response frame to master MCU.

### 7.7 Write Operation

- Supports writing to consecutive registers of 1 address
- V9240R would be responded

#### Figure8. Communication protocol for write operation



#### Table8. Structure of Data Byte (B7:B0) From Master MCU to V9240R on Write Operation

Order	Byte	В7	В6	B5	B4	В3	B2	B1	В0
1	HEADER	0	1	1	1	1	1	0	1
2	CMD1	To select the data length on write				0	0	1	0

Order	Byte	В7	В6	B5	B4	В3	B2	B1	В0
		operatio	operation						
		0: write	1 data of	32 bits					
		1: write	2 data of	32 bits					
		15: write	e 16 data	of 32 bits	;				
3	CMD2	Start ad	dress for	write ope	ration (Do	)			
4	Data 0	"D:4[7.0	1" of the	target det	o write in	to rogisto	r (addraga I	<b></b>	
4	Byte 0	Біц7:0	j or trie	larget dat	a wiile iii	to registe	r (address I	ر0ر	
5	Data 0	"D:4[4.5.							
5	Byte 1	ыц 15.	"Bit[15:8]" of the target data write into register (address D <sub>0</sub> )						
6	Data 0	"Bi+[23·	<b>161</b> " of th	ne target (	data write	into regis	ter (addres	e Da)	
	Byte 2	Dit[23.	101 Orti	ie target (	data Write	into regis	iter (addres	.з D <sub>0</sub> )	
7	Data 0	"Di+[24·	241" of th	o target (	data writa	into rogio	ster (addres	o Da)	
'	Byte 3	Бιί[31.	<b>24]</b> Oru	ie largel (	Jala Wille	iiito regis	ster (addres	ъ D0)	
		Checksu	ım 0. Add	d the abov	ve 4 targe	t data by	es (Data 0	Byte 0~3	),
	CKCLIM	CMD1, and CMD2, invert the sum, and then add it to "0x33" to obtain						otain	
8	CKSUM	the checksum. The equation is as below:							
	0	CKSUM	CKSUM 0 = 0x33 + ~(CMD1 + CMD2 + Data 0 Byte 0 + Data 0 Byte 1 +						yte 1 +
		Data 0 E	Byte 2 + [	Data 0 By	te 3)				

#### Table9. Structure of Data Byte (B7:B0) From V9240R to Master MCU on Write Operation

Order	Byte	В7	В6	B5	B4	В3	B2	B1	В0
1	CKSUM	operati If CKSU time wri	on was s M and Cl te operati M and Cl	successf KSUM N fon was s	ul. (comes fr ucceeded (comes fr	om maste	to verify er MCU) wa	as equal,	this



## 8 Measurement Data Processing Unit

#### 8.1 Overview


The measurement data processing unit is mainly used to calculate the full-wave active power, either the full-wave or fundamental wave reactive power (select one of the two), full-wave apparent power, and full-wave effective value, also provides waveform storage functions.

#### 8.2 Analog Inputs

The V9240R supports 1 analog input of current channel.

For the current channel, a current transformer (CT) or shunt resistor can be used for analog inputs. The double-ended full differential input is adopted. The wiring is shown as below. The shunt resistor can also be used for the current input with AGND grounded.


Figure 9. CT for Current Analog Input



Manganese copper resistance can also be used to shunt the network input current, and AGND can be used for grounding.


Figure 10. Shunt Resistor Network for Current Analog Input





The V9240R supports the input of voltage signals in the form of a voltage transformer or resistive voltage division. It adopts the pseudo-differential input mode, with UN (internally grounded in the chip) as the negative terminal and UP as the positive terminal.


Figure 11. Analog Input of Voltage



### 8.3 Phase Compensation

Figure 12. Phase Compensation Schematics





The principle of angular error correction is to introduce a delay chain of fixed length in the voltage and current channels. According to the phase lead or lag relationship between the voltage and the current, either the voltage or the current is selected to be delayed. Therefore, the minimum resolution of the angular error correction is the phase difference between two adjacent units on the delay chain, and the total angular error correction angle is the product of the minimum resolution and the length of the delay chain.

The angular error correction function is turned off by default. Users can enable the angular error correction function through configuration.

In the V9240R, when the sampling frequency ( $f_{\text{smpl}}$ ) of the angular error correction circuit is 6.5536 MHz, the resolution of the angular error correction is 0.0055°/lsb, and the total correction amount is  $\pm 4.21875$ °. The angular error resolution and correction range under different  $f_{\text{smpl}}$  values

Table 10.  $f_{smpl}$  Determines Phase Compensation Resolution and Correction Range

DSP_MODE	f <sub>smpl</sub>	calibration_accuracy (degree)	Calibration_range (degree)
0x00	6.5536MHz	0.005493164	±4.21875

The angular error correction value of IA, phc\_ia = the angle to be corrected / calibration accuracy.

The angular error correction value of IB, phc\_ib = the angle to be corrected / calibration\_accuracy.

The angular error correction value of IA and the angular error correction value of IB are combined in the form of two's complement and then written into the angular error correction register.



#### 8.4 RMS Calculation and Calibration

Users can set the ratio difference correction value of the effective value of the voltage/current in the effective value ratio difference register. The effective value data after the ratio difference correction is stored in the voltage/current effective value register. This data will be averaged, and the averaged value is stored in the voltage/current effective value average register. The average effective values of 10 cycles or 12 cycles are provided for voltage flicker detection. All the abovementioned registers store 32-bit two's complement data.

#### 8.5 Active Power Calculation and Calibration

The original waveform signals of the current and the voltage are multiplied. The product is passed through a low-pass filter to filter out the ripples caused by harmonics and noise, obtaining 32-bit active power data. After this data undergoes offset correction, it is then subjected to ratio difference correction.

The active power data after ratio difference correction will be averaged and stored in the power average value register.

#### 8.6 Reactive Power and Calibration

The original current waveform signal is filtered by a Hilbert filter to adjust its phase by 90°, and then multiplied by the original voltage waveform signal. The product is passed through a low - pass filter to filter out the ripples caused by harmonics and noise, resulting in 32 - bit reactive power data.

The reactive power data can be sourced from either full - wave data or fundamental - wave data (choose one of the two).

The reactive power data after ratio difference correction will be averaged and stored in the power average value register.

### 8.7 Apparent Power Calculation

The V9240R supports apparent power calculation. There are two calculation methods for apparent power: calculation by RMS value and calculation by power value.

In the V9240R, the instantaneous current and voltage RMS are multiplied to acquire the apparent power, as described in the following equation:

 $S = Irms \times Urms$ 

Equation 1



Where, S represents apparent power;

Irms and Urms are the average current and voltage RMS.

In the V93XX, the apparent power is obtained by square root of the sum of the square of the instantaneous active power and the square of the instantaneous reactive power, as described in the following equation:

$$S = \sqrt{P^2 + Q^2}$$
 Equation 2

Where, S is the apparent power;


P is the instantaneous active power value;

Q is the instantaneous reactive power value.

The content of the apparent power registers are in the form of 32-bit 2'-complement. When RX reset, global software reset occurs, these registers are reset to their default states.

#### 8.8 Frequency measurement

Figure 13. Frequency measurement



V9240R supports frequency measurement. Supports digital mode frequency measurement and analog mode frequency measurement.

The principle of frequency measurement in analog mode is to obtain a square wave that is consistent with the frequency of the waveform to be measured by inputting the original analog signal into the analog zero crossing comparator, then synchronously deglitch it, and counting it through the system clock to obtain the frequency value. This measurement method has higher accuracy, and the frequency accuracy depends on the system clock. The maximum error in the counting result is 1 system clock cycle.

f = wave\_cnt\*freq\_const/DSP\_DAT\_FRQ



Where,

f: Signal frequency, Hz;

wave\_cnt: number of cycles;

freq\_const: frequency constant, Hz;

#### 8.9 Phase measurement

V9240R supports voltage phase and current phase measurement. The operation principle is, write 1 to start phase measurement. It starts counting at a certain frequency, until zero-crossing events happened, it stops counting. This counting value will write into the voltage phase register or current phase register. It also records two sampling values before and after the zero-crossing. User can obtain better accurate phase value by interpolation method.

#### 8.10 Waveform Buffer

After the waveform buffer function is enabled, the waveform data is stored in the RAM, supporting both the single-channel waveform data storage mode and the dual-channel waveform data simultaneous storage mode. Configure the relevant settings for waveform buffer, as well as select the enable and end conditions. The number of points in the waveform cache can be configured as 32 points, 64 points, or 128 points. After the waveform buffer configuration is completed, users can check whether the waveform buffer is finished through the system interrupt register. Once completed, users can obtain the waveform cached data by repeatedly reading the waveform data register, and can read up to 309 data items each time.


Table11. waveform buffer data format

channel	High 16Bit	Low 16Bit
IA	IADATA <sub>2n+1</sub>	IADATA <sub>2n</sub>
U	UDATA <sub>2n+1</sub>	UDATA <sub>2n</sub>
IA+U	IADATA <sub>n</sub>	UDATA <sub>n</sub>

Where the range of n is 0~308



# 9 Packaging Information



Explanation: Pin1 points towards the upper left corner of the carrier positioning hole.



### 10 Reflow soldering process

All Wango chips provided to customers are lead-free RoHS compliant products.

The reflow soldering process recommended in this article is a lead-free reflow soldering process, which is suitable for the pure lead-free process of lead-free solder paste. If customers need to use lead solder paste, please contact the smart chip FAE connect.

See Table12 for lead-free reflow profile conditions. This table is for reference only.

Table12. Reflow profile conditions

	QTI typical SMT reflow profile conditions(for reference only)							
	Step	Reflow condition						
Environment	N2 purge reflow usage (yes/no)	Yes, N2 purge used						
	If yes, O2 ppm level	O2 < 1500 ppm						
Α	Preheat ramp up temperature range	25°C -> 150°C						
В	Preheat ramp up rate	1.5~2.5 °C /sec						
С	Soak temperature range	150°C -> 190°C						
D	Soak time	80~110 sec						
Е	Liquidus temperature	217°C						
F	Time above liquidus	60-90 sec						
G	Peak temperature	240-250°C						
Н	Cool down temperature rate	≤4°C /sec						

The figure below shows a typical lead-free reflow mode.


Figure 14. A typical lead-free reflow mode





## 11 Part Marking

Figure 15. V9240 marking



#### Among them:

"V9240" is the chip model;

"R" is the version number;


"YYWW" represents the actual year-week number; the year-week number is the same for the same work order;


"LLLLLLLL" represents the printing batch number, which is specified in the customer order;



## 12 Outline Dimensions


Figure 16. Outline dimension for V9240R







Section B-B





# Innovates for the Internet of Energy

## VANGO TECHNOLOGIES, INC.

Add:368 Liuhe Rd, North Bldg, Hi-Tech Park, Binjiang, Hangzhou, China

Tel:+86-571-88157065

Fax:+86-571-88157067

Email:service@vangotech.com

https://www.vangotech.com/en